1 ? ISL65426MREP enhanced product (ep) 6.0a dual synchronous buck regulator with integrated mosfets the ISL65426MREP is a high efficiency dual output monolithic synchronous buck c onverter operating over an input voltage range of 2.5v to 5.5v. this single chip power solution provides two output volt ages which are selectable or externally adjustable from 1.2v to 80% of the supply voltage while delivering up to 6.0a of total combined output current when used at t j of +125c or less. the two pwms are synchronized 180 out of phas e reducing the rms input current and ripple voltage. the ISL65426MREP switches at a fixed frequency of 1mhz and utilizes current-mode control with integrated compensation to minimize the size and number of external components. the internal synchronous power switches are optimized for good thermal performance, high efficiency, and eliminate the need for an external schottky diode. a unique power block architecture allows partitioning to support one of four config uration options. one master power block is associated with each synchronous converter channel. four floating slave power blocks allow the user to assign them to either channel. proper external configuration of the power blocks is verified internally prior to soft-start initialization. independent enable inputs allow for synchronization or sequencing soft-start intervals of the two converter channels. a third enable input allows additional sequencing for multi-input bias supply designs. individual power good indicators (pg1, pg2) signal when output voltage is within regulation window. the ISL65426MREP integrates protection for both synchronous buck regulator channels. the fault conditions include overcurrent, undervoltage, and ic thermal monitor. high integration contained in a thin quad flat no-lead (qfn) package makes the ISL65426MREP an ideal choice to power many of today?s small form factor applications. a single chip solution for large scale digital ics, like field programmable gate arrays (fpga), requiring separate core and i/o voltages. device information the specifications for an enhanced product (ep) device are defined in a vendor item drawing (vid), which is controlled by the defense supply center in columbus (dscc). ?hot- links? to the applicable vid and other supporting application information are provided on our website. features ? specifications per dscc vid v62/07639 ? full mil-temp electrical perf ormance from -55c to +125c ? controlled baseline with one wafer fabrication site and one assembly/test site ? full homogeneous lot processing in wafer fab ? current density validated per mil-prf-38535 ? full traceability through assembly and test by date/trace code assignment ? enhanced process change notification ? enhanced obsolescence management ? eliminates need for up-screening a cots component ? high efficiency of up to 90% ? fixed frequency: 1mhz ? operates from 2.5v to 5.5v supply ? 2.0% reference ? flexible output voltage options - programmable 2-bit vid input - adjustable output from 1.2v to 4.0v ? power blocks are rated at: - 1a typ for t j < +125c and vin range 4.0v to 5.5v - 0.7a typ for t j < +125c and vin range 2.5v to 5.5v ? ultra-compact dc/dc converter design ? pwms synchronized 180 out of phase ? independent enable inputs and system enable ? independent output digital soft-start ? power good output voltage monitor ? short-circuit and thermal-overload protection ? overcurrent and undervoltage protection applications ? fpga, cpld, dsp, and cpu core and i/o voltages ? point-of-load regulation in distributed power systems ordering information vendor part number (notes 1, 2) vendor item drawing temp. range (c) package pkg. dwg. # ISL65426MREP v62/07639-01xb -55 to +125 50 ld 5x10 qfn l50.5x10 notes: 1. add -tk suffix for 1000 piece tape and reel. please refer to tb347 for details on reel specifications. 2. devices must be procured to the vendor part number. caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright ? intersil americas inc. 2007. all rights reserved all other trademarks mentioned are the property of their respective owners. fn6575.0 data sheet october 29, 2007
2 fn6575.0 october 29, 2007 pinout ISL65426MREP (50 ld qfn) top view pgnd pgnd pgnd pgnd lx1 lx1 pvin1 fb1 en1 en2 en iset2 pg2 pg1 1 2 3 4 5 6 7 50 49 48 47 46 45 44 8 9 10 11 12 13 14 15 16 17 43 18 19 20 21 22 23 24 25 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 pvin2 lx2 pgnd pgnd lx3 pvin3 vcc vcc vcc pgnd pgnd pgnd pgnd pgnd lx6 lx6 pvin6 pvin5 lx5 pgnd pgnd lx4 pvin4 pgnd pgnd gnd gnd fb2 pgnd v2set1 pgnd v1set1 v1set2 pgnd iset1 v2set2 pgnd ISL65426MREP
3 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporation?s quality certifications ca n be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn6575.0 october 29, 2007 ISL65426MREP l50.5x10 50 lead quad flat no-lead plastic package rev 0, 7/06 0.10 m c a b mc 0.05 0.15 0.08 c 0.10 c a b c c 10.00 5.00 0.400.10 8.10 4.20 0.50 0.50x7=3.50 ref 3.30 0.400.10 0.50x16=8.00 ref 0.25 0.50 4.80 3.30 a a 4 (4x) seating plane max. 1.00 5 0.2 ref 0.05 max. see detail "x" 0.00 min. 9.20 (c 0.40) 1 50 43 42 26 17 25 18 (50 x 0.25) (50 x 0.60) 8.10 (46 x 0.50) 9.80 top view bottom view view "a-a" side view detail "x" notes: 4. dimension lead width applies to the plated terminal and is measured between 0.23mm and 0.28mm from 2. unless otherwise specified tolerance : decimal 0.05 3. dimensioning and tole rance per asme y 14.5m-1994. 1. controlling dimensions are in mm. the terminal tip. angular 2 5. tiebar shown (if present) is a non-functional feature recommended land pattern pin 1 index area pin 1 index area
|
